Workshop on RTL and High Level Tesing, Guam, Vereinigte Staaten

Functional fault modeling RTL ATPG and fault simulation RTL DFT RTL BIST RTL test for design validation RTL low power test Relationship between RTL and gate level testing High level approaches for testing SoC Testing <b>Keywords:</b>