The austral meeting point for researchers interested on FPGA technology. The 3rd SPL continues the tradition of the previous editions and will be hosted by the CAECE University, Mar del Plata, Argentina, from february 26–28, 2007.<br>SPL 2007 organization is pleasure to anounce the IEEE Circuits and Systems Society (CAS) technical co–sponsorship.<br>The conference takes place every austral summer in Mar del Plata, a half–million inhabitants seaside resort situated 400 km south of Buenos Aires, Argentina. The venue will be at the unique atmosphere of the one–hundred year old CAECE University building.<br><b>Keywords:</b> Design Methodology<br>Low–Power Design<br>High–speed Techniques<br>Reconfiguration<br>Fault Tolerant Systems<br>Test Techniques<br>Failure Analysis and Reliability<br>Noise, Radiation Effects and EMC<br>Biologically inspired systems<br>Physical Design<br>Synchronization and Seft–timed Systems<br>FPGA in Education<br>Educational Experiences<br>Laboratory Materials<br>Platform–based design<br>Embedded Processors<br>Custom Computers<br>IP Cores<br>Java, Handel–C, System–C<br>Hardware/Software Co–design<br>Benchmarking<br>Applications<br>Robotics<br>Telecommunications<br>Adaptable Systems<br>Artificial vision<br>Cryptography<br>Signal Processing<br>Computer Arithmetics<br>Custom DSPs<br>Digital Signal Processing<br>Software Radio<br>EDA Tools Logic and Architectural<br>Synthesis<br>Modelling and Simulation<br>Emulation<br>Optimization<br>Technology mapping<br>System–level partitioning<br>Formal Methods in System Design<br>
Abbrevation
SPL
City
Mar del Plata
Country
Argentina
Deadline Paper
Start Date
End Date
Abstract