The Forum theme ″System Level Design – The End–To–End Imperative″ looks at the issues surrounding SoC design in a disaggregated world. Utopia – and a virtuous business circle from a systems perspective – means all functions such as voice, audio, video, Internet, computing and games available in one chip and/or product and instantly reconfigurable, wreaks havoc from a chip design view – and a vicious R&D circle. As a result, the platform/SoC providers are constantly engaged in an endless struggle to add the new features that their system house customers need within the designated cost and market window constraints. Clearly new design methodologies will play a key enabling role here, with the chip architecture defined from a holistic, not RTL, perspective, taking into account the end–to–end parameters, including the end system requirements, IP constraints, software, wafer fab interface, IC firms, chip packaging, OEMs, CEMs, EDA firms, and service/content providers. Also required is the need for not only far more comprehensive system verification – including systems within systems, but also to address software – the hardware/software interoperation – and power – with built–in voltage islands and state–saving architectures – as upfront SoC/system design issues. <b>Keywords:</b>
Abbrevation
IFF
City
Prague
Country
Czechia
Start Date
End Date
Abstract