The IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems provides a forum for exchanging ideas, discussing research results, and presenting practical applications in the areas of design, test, and diagnosis of microelectronic circuits and systems.<br>The DDECS Workshop series is organised by Central European countries: Czech Republic (1997, 2002, 2006), Poland (1998, 2003), Slovakia (2000, 2004) and Hungary (2001, 2005).<br>DDECS 2007 is organised by the Institute of Electronics, Silesian University of Technology in Gliwice and is sponsored by the IEEE Computer Society – Test Technology Technical Council (TTTC). <b>Keywords:</b> �� ASIC/FPGA Design<br>�� Bio–inspired Hardware<br>�� Design Verification/Validation<br>�� Formal Methods in System Design<br>�� Hardware/Software Co–Design<br>�� IP–based Design<br>�� Logic Synthesis<br>�� Physical Design<br>�� Reconfigurable Computing<br>�� System–on–a–Chip (SoC)<br>�� Analog, Mixed–Signal, and RF Test<br>�� ATE Hardware and Software<br>�� Built–in Self–Test (BIST)<br>�� Design for Testability and Diagnosis<br>�� Defect/Fault Tolerance and Reliability<br>�� Embedded Test<br>�� Memory and Processor Test<br>�� MEMS Testing<br>
Abbrevation
DDECS
City
Kraków
Country
Poland
Deadline Paper
Start Date
End Date
Abstract