The Nano–Net conference positions itself at the intersection of two worlds, namely, emerging nano–technologies on one–side, and network/communication theory on the other side. The standing question that this conference will address is: What are the new communication paradigms that derive from the transition from micro– to nano–scale devices? The related degrees of freedom and constraints associated with these new technologies will change our notions about efficient network and system design. Nano–Net provides a multi–disciplinary forum for the discussion of new techniques in modeling, design, simulation, and fabrication of network and communication systems at the nano–scale. <b>Keywords:</b> # Networks–on–Chip (NoC)<br>Network architectures and topologies, NoC performance and trade–off analysis, Energy efficiency and power management, CAD flows for NoCs and MP–SoC platforms, Fault tolerance and reliability issues<br># Innovative System Interconnects<br>Nano–technologies and devices for on–chip interconnects (CNTs, semic., metallic and DNA–templated nanowires), Molecular, optical and wireless interconnects, Interconnects for non–charge–based devices<br># Architectures and Systems for Nano–Networks<br>Implications of nano–networks on processor and memory architectures, New computing paradigms for nano–networks, Hybrid CMOS–nano network systems, Self–organization in nano–scale systems<br># Novel Information Theory Aspects of Nano–Networks<br>Re–configurability of nano–networks, Statistical mechanics approach to nano–communications, Routing/addressing issues in nano–networks, Nano–coding, Applications of complex networks theory<br># Modeling, and Simulation of Nano–Networks<br>Physical characterization/modeling of nano–scale interconnects and devices, Fault–tolerant aspects of nano–devices, Self–healing properties of nano–networks, ″Nano–CAD″, Bio–inspired aspects<br>
Abbrevation
Nano-Net
City
Catania
Country
Italy
Deadline Paper
Start Date
End Date
Abstract