HLDVT 2007 is the twelfth in a series of annual workshops designed to bring together a community of researchers in the areas of design, validation, and test. The workshop revolves around a common theme of addressing the integration of multiple functions on–chip at higher levels of design abstraction, and the techniques and methodologies for modeling, analyzing, and validating such systems. In particular, the workshop has become a unique forum in recent years for researchers and practitioners to discuss the practical issues associated with simulation and validation of extremely large designs. This year, the theme is ”Challenges in multi–core design, validation and test”. <b>Keywords:</b> * Simulation–Based Validation * Formal Verification * Design Abstraction & Behavioral Modeling * Error Trace Interpretation & Debugging * Hybrid SAT/BDD/ATPG Methods * On–Chip and Core–Based Testing * Test Generation for Defects, Design Errors, and Delay * Design/Synthesis for Test * Hardware/Software Co–Validation * Emulation and Prototyping * Design from abstract specifications
Abbrevation
HLDVT
City
Hyatt, Irvine
Country
United States
Deadline Paper
Start Date
End Date
Abstract