SPL is the austral meeting point for researchers interested on FPGA technology. The 4th SPL continues the tradition of the previous editions and will be hosted by the INVAP SE , Bariloche, Argentine Patagonia, from March 26–28, 2008. <BR>SPL 2008 organization is pleasured to announce the IEEE Circuits and Systems Society (CAS) technical co–sponsorship. Accepted papers will appear in the IEEE Xplore electronic library, which provides excellent visibility and accessibility to its contents. <BR>The conference takes place in beautiful San Carlos de Bariloche, a 100 thousand inhabitants city in the province of Río Negro, Argentine Patagonia, situated on the foothills of the Andes. Surrounded by lakes and mountains, it is famous for skiing but also great for sight–seeing, water sports, trekking and climbing . <BR><B>Keywords:</B> Design Methodology <BR>Low–Power Design; High–speed Techniques; Physical Design; Synchronization and Seft–timed Systems; Dynamic and run–time reconfiguration; Reconfigurable embedded systems; Field–programmable analogue arrays; Interconnects and NoCs <BR>FPGA in Education <BR>Roadmap of programmable logic; Teaching reconfigurable systems; History and surveys of programmable logic; Emerging device technologies; Tutorials <BR>Platform–based Design <BR>Embedded Processors; Custom Computers; IP Cores; Java, Handel–C, System–C <BR>Applications <BR>Robotics′ Artificial vision; Communications/networking/cryptography; Bioinformatics; Application acceleration; Evolvable and bio–inspired applications; Rapid prototyping <BR>Signal Processing <BR>Computer Arithmetics; Custom DSPs; Digital Signal Processing; Software Radio <BR>EDA Tools <BR>Logic and Architectural; Synthesis; Modelling and Simulation; Emulation; Formal Methods in System Design ; CAD for reconfigurable architectures; System–level design methods ; Testing, verification and benchmarking; Hardware/software co–design <BR>Computer Arithmetics<BR>Custom DSPs<BR>Digital Signal Processing<BR>Software Radio <BR>EDA Tools Logic and Architectural<BR>Synthesis<BR>Modelling and Simulation<BR>Emulation<BR>Optimization<BR>Technology mapping<BR>System–level partitioning<BR>Formal Methods in System Design<BR>
Abbrevation
SPL
City
Bariloche
Country
Argentina
Deadline Paper
Start Date
End Date
Abstract