<P>The International Conference on Field Programmable Logic and Applications (FPL) is the first and largest conference covering the rapidly growing area of field–programmable logic. During the past editions, many of the advances achieved in reconfigurable architectures, applications, design methods and tools have been first published in the proceedings of the FPL conference series.</P> <P>The objective of the event is to bring together researchers and industry from all over the world for a wide ranging discussion of FPGAs, including, but not limited to: applications, advanced Electronic Design Automation (EDA), novel system architectures, embedded processors, arithmetic, dynamic reconfiguration, etc.</P> <P>The <A href="http://conferenze.dei.polimi.it/FPL2010/phdforum.ht… forum</A> enables students to present their work and get feedback from experienced researchers and industrial partners.</P> <P>FPL is organised yearly in Europe and attended by top–level scientists and researchers.<BR>This year the conference reaches its 20th edition, and it continues the tradition of the previous events. It will be hosted by the Politecnico di Milano, the most important Italian technical university, from August 31 to September 2, 2010.</P> <P>The 2010 International Conference on Field Programmable Logic and Applications is technically co–sponsored by the IEEE Circuits and Systems Society. The conference proceedings will be published by the IEEE and will appear in the IEEE Xplore electronic library.</P> <H3>Conference Topics</H3> <P>The Program Committee cordially invites you to participate and submit your contribution to FPL 2010. The conference topics include, but are not limited to, the following: </P> <H4>Reconfigurable Architectures</H4> <P>Dynamic, partial, run–time reconfiguration<BR>Low power architectures<BR>Defect and fault tolerance<BR>Reconfigurable embedded systems<BR>Field–programmable analog arrays<BR>Interconnects and NoCs </P> <H4>Applications</H4> <P>Communications and networking<BR>Cryptography<BR>Bioinformatics<BR>Application acceleration<BR>Evolvable and bio–inspired applications<BR>Medical solutions<BR>Experiments for High Energy Physics<BR>Astronomy<BR>Aerospace </P> <H4>Design Methods and Tools</H4> <P>CAD for reconfigurable architectures<BR>Dynamic, partial, and run–time reconfiguration<BR>Logic optimization and technology mapping<BR>Placement and routing algorithms<BR>System–level design methods<BR>Testing, verification, and benchmarking<BR>Hardware/software co–design<BR>Compilers and languages<BR>Rapid prototyping<BR>Radiation tolerance and reliability<BR></P> <H4>Self–aware and adaptive systems</H4> <P>Self–aware Operating Systems<BR>Partial and dynamic reconfiguration for<BR> – self–configuration<BR> – self–testing<BR> – self–healing<BR>Adaptive algorithm and distributed self–training algorithms<BR>Adaptive communication infrastructure<BR>Biologically inspired systems </P> <H4>Surveys, Trends and Education</H4> <P>Roadmap for reconfigurable computing<BR>Teaching reconfigurable systems<BR>History and surveys of reconfigurable logic<BR>Emerging device technologies<BR>Tutorials </P>
Abbrevation
FPL
City
Mailand
Country
Italy
Deadline Paper
Start Date
End Date
Abstract