3–D ICs enable dramatically improved performances at a much lower cost than new leading–edge CMOS technology below 32 nm transistor fabrication. The success of these new ICs depends on the availability of new methodologies and skills that are required to achieve acceptable design quality and productivity. This workshop brings together key actors from semiconductor companies, system design houses and EDA industry to build a vision of the next step in 3D integrated ICs design. Topics addressed are: Applications requiring 3D, interconnect architectures and thermal management for 3D ICs, application partitioning, floorplanning for 3D architectures, modeling, characterization and testing for 3D ICs.<br>D43D will take place from Wednesday June 26, 2pm to Friday June 28, 2pm<br>Program includes 2 keynote sessions and 8 Technical sessions. Technical sessions embed User Case Talks, CAD Talks, and technical and scientific talks. Technical sessions topics are the following:<br><span style="color: rgb(21, 96, 149);">– 3D Design and Circuits for Heterogeneous Integration<br>– Advances in 3D technology and CAD<br>– 3D State of Arts<br>– 3D Architecture Design for Computing<br>– Thermal simulations and design aware in 3D ICs<br>– 3D Verification, Test and Design for Test<br>– Design Strategies for 3D IC<br>– 3D CAD & Design Flows<br></span><br>
Abbrevation
D43D
City
Grenoble
Country
France
Start Date
End Date
Abstract