The Workshop on the Intersections of Computer Architecture and Reconfigurable Logic (CARL) is a new forum for presenting FPGA and reconfigurable logic research relevant to a computer architecture audience. In recent years, there has been a renewed interest in reconfigurable computing, driven by the need for greater computing performance and, at the same time, better power and energy efficiency. Reconfigurable computing is a key technology candidate to efficiently leverage exponential device scaling beyond current multicore processors.<br>Research Papers. We invite research papers from all areas of FPGA and reconfigurable logic that impact the computer architecture community. Major areas of interests include, but are not limited to:<br>New FPGA architectures and reconfigurable fabric designed to support computing<br>Heterogeneous computing processors and systems that incorporate reconfigurable logic<br>Computation models and programming tools for reconfigurable and heterogeneous omputing<br>State–of–the–art (ready–for–use) reconfigurable computing platforms and infrastructure<br>Algorithms and applications for reconfigurable computing (including FPGA–based prototyping and simulation of computer systems)<br>Evaluations of reconfigurable computing in terms of performance, power/energy, flexibility and cost, especially in comparison to other hardware paradigms (multicore, GPU, ASICs, etc.).<br>
Abbrevation
CARL
City
Davis
Country
United States
Deadline Paper
Start Date
End Date
Abstract