CAV 2015 is the 27th in a series dedicated to the advancement of the theory and practice of computer–aided formal analysis methods for hardware and software systems. CAV considers it vital to continue spurring advances in hardware and software verification while expanding to new domains such as biological systems and computer security. The conference covers the spectrum from theoretical results to concrete applications, with an emphasis on practical verification tools and the algorithms and techniques that are needed for their implementation. The proceedings of the conference will be published in the Springer LNCS series. A selection of papers will be invited to a special issue of Formal Methods in System Design and the Journal of the ACM.<br>Topics of interest include but are not limited to:<br>* Algorithms and tools for verifying models and implementations<br>* Hardware verification techniques<br>* Deductive, compositional, and abstraction techniques for verification<br>* Program analysis and software verification<br>* Verification methods for parallel and concurrent hardware/software systems<br>* Testing and run–time analysis based on verification technology<br>* Applications and case studies in verification<br>* Decision procedures and solvers for verification<br>* Mathematical and logical foundations of practical verification tools<br>* Verification in industrial practice<br>* Algorithms and tools for system synthesis<br>* Hybrid systems and embedded systems verification<br>* Verification techniques for security<br>* Formal models and methods for biological systems<br>
Abbrevation
CAV
City
San Francisco
Country
United States
Deadline Paper
Start Date
End Date
Abstract