<br>The 10th HiPEAC Workshop on Reconfigurable Computing 2016 – WRC 2016 provides a forum for researchers active in domains within the reconfigurable area. Its main focus is on reconfigurable architectures, tools and algorithm that facilitate such systems and applications tailored for reconfigurable platforms.<br>The following are the planned dates for the submission and notifications of papers and posters:<br>Submission deadline: November 13, 2015<br>Notification of acceptance: December 18, 2015<br>Camera ready paper: January 8, 2016<br>For the second time, the Hot Topic for WRC is HIGH–PERFORMANCE RECONFIGURABLE COMPUTING (HPRC). We encourage submissions in the following areas:<br>Compilation, Programming Languages, and Domain–Specific Languages<br>Tools, Frameworks, Design–flows for Developing HPRC Systems<br>Virtual Machines, Middleware, and Operating Systems<br>Reconfigurable Architectures<br>Communication Infrastructures<br>Applications, including Big Data Applications<br>Runtime Adaptability<br>Resilience and Reliability<br>Performance Comparisons with other High–Performance Computing (HPC) Systems<br>Teaching HPRC<br>Big Data Architectures<br>System Security<br>The workshop intends to bring together both hardware designers and software developers that make extensive use of reconfigurable computing. Moreover, it aims at enabling scientific discussion regarding future challenging issues.<br>The main purpose of this workshop is to encourage the submission of work–in–progress in the topics covered by the call, thus providing quick and valuable feedback. The workshop will be part of the 11th HiPEAC conference.<br>Selected papers will be invited for publication in a special issue of the Springer’s Journal of Signal Processing Systems (JSPS), dedicated to WRC’2016.<br>
Abbrevation
WRC
City
Prague
Country
Czechia
Deadline Paper
Start Date
End Date
Abstract