NANOARCH is the annual cross–disciplinary forum for the discussion of novel post–CMOS and advanced nanoscale CMOS directions. The symposium seeks papers on innovative ideas for solutions to the principal challenge facing integrated electronics in the 21st century how to design, fabricate, and integrate nanosystems to overcome the fundamental limitations of CMOS. In particular, such systems could as follow: (1) contain unconventional nanodevices with unique capabilities, including directions beyond simple switches, (2) introduce new logic and memory concepts, (3) involve novel circuit styles, (4) introduce new concepts for computing, (5) explore security architectures with nanotechnology, (6) reconfigure and/or mask faults at much higher rates than in CMOS, (7) involve new paradigms for manufacturing, and (8) rethink the methodologies and design tools involved.<br>Example topics (both theoretical and experimental) of interest include (but are not limited to):<br>Nanoelectronic circuits, nanofabrics, computing paradigms and nanoarchitectures<br>Paradigms and nanoarchitectures for computing with unpredictable devices<br>Security architectures with nanofabrics<br>Reliability aware computing<br>3D hybrid nanoarchitectures<br>2D/3D/hybrid nanodevice integration and manufacturing, with defect and fault tolerance<br>Nanodevice and nanocircuit models, methodologies and computer aided design tools<br>Fundamental limits of computing at the nanoscale<br>
Abbrevation
NANOARCH
City
Beijing
Country
China
Deadline Paper
Start Date
End Date
Abstract