<div class="cfp" align="left"> The International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) is the premier event in system–level design, modeling, analysis, and implementation of modern embedded and cyberphysical systems, from system–level specification and optimization down to system synthesis of multi–processor hardware/software implementations. The conference is a forum bringing together academic research and industrial practice for all aspects related to system–level and hardware/software co–design. CODES+ISSS 2016 is part of the Embedded Systems Week (ESWeek) 2016.<br>CODES+ISSS invites contributions on specification, modelling, design, analysis, and implementation of embedded and cyber–physical systems. The following relevant areas are representative but not exhaustive. We welcome submissions on novel solutions, new challenges, and emerging technologies in all these areas:<br>Track 1) System–level design – Specification, modelling, refinement, system synthesis, partitioning, hardwaresoftware co–design, design space exploration, hybrid system modelling and design, and model–based design.<br>Track 2) Domain and application–specific design – Analysis, design, and optimization techniques for multimedia, medical, automotive, cyber–physical, and other specialized application domains.<br>Track 3) Embedded software – Language and library support, compilers, runtimes, parallelization, software verification, memory management, virtual machines, operating systems, real–time support, and middleware.<br>Track 4) Embedded systems architecture – Architecture and micro–architecture design, exploration and optimization including application–specific processors, reconfigurable architectures, storage, memory and communication systems, and networks–on–chip.<br>Track 5) Large–scale system architecture – Many–cores, heterogeneous systems, data centers, cloud computing, networked and distributed systems, sensor networks, and design for adaptivity and reconfigurability.<br>Track 6) Simulation, validation and verification – Hardware/software co–simulation, verification and validation methodologies, formal verification, hardwareaccelerated simulation, simulation and verification languages, models and benchmarks.<br>Track 7) Power–aware systems – Power– and energyaware system design and methodologies ranging from low–power embedded and cyber–physical systems to energy–efficient large scale systems such as Green IT and Smart Grid.<br>Track 8) Security and reliability – Cross–layer reliability, resilience and fault tolerance, test methodology, design for testability, hardware and software security, and cyber–physical system security.<br>Track 9) Industrial practices and case studies – Practical impact on current and/or future industries, application of state–of–the–art methodologies and tools in various application areas including wireless, networking, multimedia, automotive, cyber–physical, medical systems, etc. </div> <h3><br></h3><p><br></p>
Abbrevation
CODES+ISSS
City
PittsburghPA
Country
United States
Deadline Paper
Start Date
End Date
Abstract