CAV 2017 is the 29th in a series dedicated to the advancement of the<br>theory and practice of computer–aided formal analysis and synthesis<br>methods for hardware and software systems. CAV considers it vital to<br>continue spurring advances in hardware and software verification while<br>expanding to domains such as cyber–physical, social, and biological<br>systems. The conference covers the spectrum from theoretical results<br>to concrete applications, with an emphasis on practical verification<br>tools and the algorithms and techniques that are needed for their<br>implementation. The proceedings of the conference will be published in<br>the Springer LNCS series. A selection of papers will be invited to a<br>special issue of Formal Methods in System Design and the Journal of<br>the ACM.<br>Topics of interest include but are not limited to:<br>Algorithms and tools for verifying models and implementations<br>Algorithms and tools for system synthesis<br>Mathematical and logical foundations of verification and synthesis<br>Specifications and correctness criteria for programs and systems<br>Deductive verification using proof assistants<br>Hardware verification techniques<br>Program analysis and software verification<br>Software synthesis<br>Hybrid systems and embedded systems verification<br>Compositional and abstraction–based techniques for verification<br>Probabilistic and statistical approaches to verification<br>Verification methods for parallel and concurrent systems<br>Testing and run–time analysis based on verification technology<br>Decision procedures and solvers for verification and synthesis<br>Applications and case studies in verification and synthesis<br>Verification in industrial practice<br>New application areas for algorithmic verification and synthesis<br>Formal models and methods for security<br>Formal models and methods for biological systems<br>
Abbrevation
CAV
City
Heidelberg
Country
Germany
Deadline Paper
Start Date
End Date
Abstract