<br>1. Research Papers<br>We solicit research papers related to the following areas:<br>FPGA Architecture: Architectures for programmable logic fabrics or their components, including routing, flexible logic cells, embedded blocks (memory, DSP, processors), and I/O interfaces. Novel commercial architectures and architectural features.<br>FPGA Circuit Design: Circuits and layout techniques for design of FPGAs. Impact of future process and design technologies on FPGAs. Methods for analyzing and improving static and dynamic power, power and clock distribution, yield, manufacturability, security, reliability, and testability. Use of novel memory or nano–scale devices in FPGAs.<br>CAD for FPGAs: Algorithms for synthesis, technology mapping, logic and timing optimization, clustering, placement, and routing of FPGAs. Novel design software for system–level partitioning, debug, and verification. Algorithms for modeling, analysis and optimization of timing and power. High–level abstractions and tools for FPGAs: general–purpose and domain–specific languages, tools, and techniques to facilitate the design, debugging and verification of FPGA–based applications and systems. Examples include hardware/software co–design, high–level synthesis, digital signal processing, compute acceleration, networking, and embedded systems.<br>FPGA–based and FPGA–like Computing Engines: Systems and software for compiled accelerators, reconfigurable computing, adaptive computing, and rapid–prototyping.<br>Applications and Design Studies: Implementation of novel designs on FPGAs to achieve high–performance, low–power, security or high–reliability, making use of the unique flexibility provided by FPGA architectures. Application–domain studies to analyze or improve FPGA architectures.<br>Research submissions may be either:<br>Full: at most 10 pages, for a full presentation at the conference; or Short: at most 6 pages, for a brief presentation. The presentation time allocated to each submission will be determined by the Program Committee.<br>2. The Potential Roles for FPGAs in Deep Learning<br>Deep learning has garnered significant visibility recently as an Artificial Intelligence (AI) paradigm, with success in wide ranging applications such as image and speech recognition, natural language understanding, self–driving cars, and game playing (e.g., Alpha Go). The conference will devote a Wednesday pre–conference workshop towards the potential role of FPGAs in this important and fast–evolving domain.<br>We are therefore seeking submissions on topic areas such as (but not limited to): tutorial papers on deep learning highlighting future challenges and the potential role of programmable hardware in addressing them, research/design papers detailing FPGA implementations of deep learning training/inference accelerators, unique applications of reconfigurability in deep learning context, domain–specific programmable hardware architectures for deep learning, the potential uses for deep learning techniques within FPGA CAD software (e.g., for prediction and estimation).<br>Submissions should be at least 4 and at most 10 pages. Accepted submissions will be published in the proceedings and allocated a presentation time of up to one hour, appropriate to the content.<br>3. Panel Discussion Proposals<br>We also solicit proposals for the panel discussion at the conference banquet. The submission should outline the topic, questions to be addressed, and suggested speakers.<br>
Abbrevation
FPGA
City
Monterey
Country
United States
Deadline Paper
Start Date
End Date
Abstract