For more than 30 years the IEEE International System–on–Chip Conference (SOCC) has been the premier forum for sharing the latest advancements in SoC architecture, systems, logic and circuit design, process technology, test, design tools, and applications. We proudly continue this tradition with the 2018 conference in Crystal City, Arlington, VA, in the heart of the Washington DC Metro Area.<br>The 31st SOCC offers a three–day technical program including keynote and plenary speeches, oral and poster presentations, hot–topic panel sessions, and a full day of tutorials held by experts in the field. In addition, SOCC has a long tradition of high–class social events complementing the technical program, helping you to discuss your work with your colleagues, and enhancing your professional network.<br>SOCC Areas of Interests:<br>Papers are invited which address new and previously unpublished results in the<br>areas related to SoC, which include (and are not limited to):<br>– Circuits and Systems: RF, analog, mixed–signal; Biomedical; Wireline and<br>wireless communication; Digital signal processing (DSP); Memory systems;<br>Reconfigurable and programmable circuits<br>– Low Power Design: “Green” circuits & systems; Low power methodologies;<br>Power/energy/thermal aware architecture design; Multidomain power/energy<br>management<br>– MPSoC Architecture: On–chip interconnect; Network on Chip (NoC) and<br>multicore architectures; Memory architecture for multicore computing;<br>3D–IC; Heterogeneous computing; Parallel programming and software models<br>– Design Methodologies: HW–SW codesign, reconfiguration and debug; System<br>level design methodology and tools; Heterogeneous design flows; Design<br>validation and verification; Design for Testability, test synthesis,<br>embedded test<br>– Application Specific Design: SoC for automotive systems; Embedded computing<br>and Internet of Things (IoT); High–performance mobile SoCs; Security;<br>Real–time, high reliability and safety SoCs; Imaging and Vision; Cloud Solutions<br>– Emerging and Evolutionary Design: Many–core architectures; General purpose<br>GPU (GPGPU) computing; FPGA accelerated computing; Server on a Chip;<br>Cortical processors; Neuronal and neuromorphic computing; Quasntum Computing;<br>Futuristic development and optimization tools.<br>
Abbrevation
IEEE SOCC
City
Washington
Country
United States
Deadline Paper
Start Date
End Date
Abstract