12th IEEE/ACM International Symposium on Networks-on-Chip, Torino, Italien

Abbrevation

NOCS

Link

http://www.nocs2018.conf.kth.se

City

Torino

Country

Italy

Deadline Paper

2018-05-15

Start Date

2018-10-04

End Date

2018-10-05

Abstract

The International Symposium on Networks–on–Chip (NOCS) is the premier event dedicated to interdisciplinary research on on–chip, package–scale, and rack–scale communication technology, architecture, design methods, applications and systems. NOCS brings together scientists and engineers working on NoC innovations and applications from inter–related research communities, including discrete optimization and algorithms, computer architecture, networking, circuits and systems, packaging, embedded systems, and design automation. Topics of interest include, but are not limited to: ## NoC Architecture and Implementation *Network architecture (topology, routing, arbitration) *Timing, synchronous/asynchronous communication *NoC reliability issues and solutions *Power and thermal issues at the NoC un–core and system–level *Network interface issues and solutions *Signaling and circuit design for NoC links and routers ## NoC and Communication Analysis, Optimization, and Verification *NoC performance analysis and Quality of Service *Modeling, simulation, and synthesis of NoC *Verification, debug and test of NoC *NoC design and simulation methodologies and tools *Metrics, benchmarks, and experiences on NoC–based hardware *Communication efficient algorithms *Communication workload characterization and evaluation ## Novel NoC Technologies *Optical, wireless, carbon nanotube, and other emerging technologies *NoCs for 3D and 2.5D packages *Package–specific NoC design *Network coding and compressed solutions for efficient terabyte NoC architectures *Approximate computing for NoC and NoC–based systems ## NoC for Intelligent Physical Systems *Mapping of existing and emerging applications onto NoC *NoC case studies, application–specific NoC design *NoC for FPGAs, structured ASICs, CMPs and MPSoCs *NoC designs for heterogeneous systems, fused CPU–GPU and data–center–on–a–chip (DCoC) architectures *Scalable modeling of NoC *Machine learning for NoC and NoC–based Systems ## NoC at the Un–Core and System–level *Design of memory subsystem (un–core) including memory controllers, caches, cache coherence protocols in NoC *In–memory/In–storage network and NoC for new memory/storage technologies *NoC support for memory and cache access *OS support for NoCs *Security issues and solutions in NoC architectures *Programming models including shared memory, message passing and novel programming models *Issues related to large–scale systems (datacenters, supercomputers, edge and fog computing) with NoC–based systems as building blocks ## Inter/Intra–Chip and Rack–Scale Network *Unified inter/intra–chip networks *Hybrid chip–scale and rack–scale networks *All aspects of inter–chip network design *All aspects of rack–level network design