The IEEE/ACM International Symposium on Microarchitecture® is the premier forumfor presenting, discussing, and debating innovative microarchitecture ideas and techniquesfor advanced computing and communication systems. This symposium brings togetherresearchers in fields related to microarchitecture, compilers, chips, and systems fortechnical exchange on traditional microarchitecture topics and emerging research areas.The MICRO community has enjoyed a close interaction between academic researchers andindustrial designers, and we aim to continue this tradition at MICRO–52.In 2019, MICRO goes to Columbus, Ohio. We invite original paper submissions related to (but not limited to) the following topics:<br>•Architectures for emerging application domains such as deep learning, machine learning, relational computation, neuromorphic, quantum, etc.<br>•Accelerator designs and heterogeneous architectures including system–on–chip architectures, application specific fixed function, programmable, reconfigurable, near–data and in–memory accelerators, etc.<br>•Architectural support for security, side–channel attacks and mitigation, privacy preserving computation, IoT/Cloud/Cyber–Physical–System security, security primitives, trusted execution environments, etc.<br>•Architecture, microarchitecture and/or compiler optimizations for graphics processor units (GPUs) or other programmable accelerators<br>•Microarchitecture and compiler techniques for optimizing the memory hierarchy, analysis of new memory hierarchies, emerging architectures based on new memory technologies<br>•Hardware, software, and hybrid techniques for improving system performance, energy–efficiency, security, cost, complexity, programmer productivity, predictability, quality of service, reliability, dependability, scalability, etc.<br>•Architectures for instruction–level, thread–level, and memory–level parallelism: superscalar, VLIW, data–parallel, multithreaded, multicore, many–core, etc.<br>•Processor, memory, interconnect, and storage architectures<br>•Compiler and microarchitectural techniques for parallelism (ILP, TLP, MLP)<br>•Microarchitecture techniques to better support system software, programming languages, programmability, and compilation<br>•Advanced software/hardware speculation and prediction schemes<br>•Microarchitecture modeling and simulation methodology<br>•Low–power, high–performance, and cost/complexity–efficient architectures<br>•Architectures for emerging embedded platforms, including smartphones, automotive, server/cloud, etc.<br>•Architecture and/or compiler optimizations for embedded processors, DSPs, ASIPs (network processors, multimedia, wireless, etc.)<br>•Insightful experimental and comparative evaluation and analysis of existing microarchitectures, hardware/software mechanisms and workloads<br>
Abbrevation
MICRO
City
Columbus
Country
United States
Deadline Paper
Start Date
End Date
Abstract